

MN

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/748,384	12/29/2003	Tatiana Shpeisman	42P17251	8172	
59796 INTEL CORPO	7590 05/18/200 DRATION	1	EXAM	EXAMINER	
c/o INTELLEVATE, LLC			WEI, ZHENG		
P.O. BOX 52050 MINNEAPOLIS, MN 55402			ART UNIT	PAPER NUMBER	
	•		2192		
		v			
			MAIL DATE	DELIVERY MODE	
			05/18/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
·		10/748,384	SHPEISMAN ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Zheng Wei	2192			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status		•	•			
1)⊠ R	Responsive to communication(s) filed on <u>21 December 2006 and 21 February 2007</u> .					
,	This action is FINAL . 2b) ☐ This action is non-final.					
=	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ C	laim(s) 7-30 is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
•	6)⊠ Claim(s) <u>7-30</u> is/are rejected.					
	laim(s) is/are objected to.					
8)□ C	laim(s) are subject to restriction and/or	election requirement.				
Application Papers						
9)⊠ The specification is objected to by the Examiner.						
10) \boxtimes The drawing(s) filed on <u>29 December 2003</u> is/are: a) \boxtimes accepted or b) \square objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice	of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
	of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Di 5) Notice of Informal F				
	No(s)/Mail Date <u>02/21/2007</u> .	6) Other:				

Art Unit: 2192

DETAILED ACTION

Remarks

- 1. This office action is in response to the amendment filed on 12/21/2006.
- 2. Claims 1-6 have been canceled.
- 3. Claims 7, 19-23 and 27-30 have been amended.
- 4. The 35 U.S.C. 112 first paragraph rejection of claims 19-22 is withdrawn in view of the Applicant's amendment.
- 5. The 35 U.S.C. 101 rejection of claims 27-30 is withdrawn in view of the Applicant's amendment.
- 6. Claims 7-30 remain pending and have been examined.

Information Disclosure Statement

7. The information disclosure statements filed on 02/21/2007 has been placed in the application file the information referred to therein has been considered.

Response to Amendment

Applicant's amendment filed on 12/21/2006, amended the independent claims 7,
 19, 23 and 27 and totally changed the scope of claims. Therefore, a new ground of rejection is applied.

Art Unit: 2192

Response to Arguments

9. Applicant's arguments filed on 12/12/2006, in particular on pages 15-16, have been fully considered but they are not persuasive. For example:

- At page 15, third and fourth paragraph, Applicant contends that neither Wuytack nor Aizikowitz, individually or in combination teaches, discloses, or suggests, at the least, "creating a conflict graph based on the sequence of machine-executable instructions" as required by each of the pending claims as amended. Because Wuytack disclosed "data access instruction" does not amount to "machine-executable instructions" in the claims. However, Examiner disagrees with that. As Wuytack discloses at Fig. 4, Fig. 5, the data access instructions (Read, Write instructions), indeed, are machine-executable instructions. Moreover, at section ABSTRACT, Wuytack also points out that "said data access instructions such that execution of said functionality with the digital device is guaranteed to be within a predetermined cycle budget". Therefore, the Examiner reasserted that the data access instruction. Indeed, is a type of executable instruction.
- At page 16, first paragraph, Applicants argue that "machine-readable code is not even generated until after the interference graph is created, and therefore, the interference graph of Aizikowitz is not 'based on the sequence of machine-executable instructions'". However, the feature of Aizikowitz, the

Examiner cited to combine with <u>Wuytack</u>'s invention is a method of "coloring node", not the generating graph according to the instruction.

Claim Rejections - 35 USC § 101

10. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

11. Claims 19-22 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claims 19: Claim 19 claims an apparatus, which comprises a compiler.

However, compiler is a software module/program. Such claimed software module/program is software program listings per se and it does not define any structural and functional interrelationships between the computer program and other claimed elements of a computer, which permit the computer program's functionality to be realized. Therefore, claim 19 is not statutory. See MPEP 2106.01(I)

Claims 20-22: Claims 20-22 are dependent claims of claim 19. These claims all fail to remedy the 35 USC 101 nonstatutory problem of claim 19.

Art Unit: 2192

--These rejections can be overcome by adding computer hardware components e.g., memory, and processor into the claims that permit the computer program's functionality to be realized.

Claim Rejections - 35 USC § 102

- 12. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
 - A person shall be entitled to a patent unless -
 - (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
 - (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 7, 19 and 27: Wuytack discloses a method comprising:

- Scheduling a sequence of machine-executable instructions (see for example, Col.4, lines 35-37, "Said method or system involves an iterative procedure, starting from an initial scheduling of said data access instructions.");
- Creating a conflict graph based on the sequence of machine-executable
 instructions, the conflict graph having a plurality of nodes and a number of
 edges, each node representing a data element accessed by at least one
 of the sequence of machine-executable instructions, and each edge, if
 any, connecting a pair of the plurality of nodes to represent a potential

Art Unit: 2192

Page 6

hardware resource conflict; (Col.3, lines 30-54, "In a second aspect of the invention said extended conflict graph is an undirected hyper-graph, comprising of nodes representing said basic groups; binary edges representing data access conflicts between the two basic groups connected by said hyper edge.", Col.10, lines 19-25, "All basic group conflicts are collected in a conflict graph where the nodes correspond to basic groups and there is an edge between two nodes whenever the corresponding basic groups are in conflict.")

- Coloring the conflict graph to generate a colored conflict graph by assigning a color to each of the plurality of nodes, each color representing a hardware resource (Col. 16, lines 13-25, "Not that a c-coloring of a graph G is a partitioning of G's nodes in c partition classes ...", "Such that every two adjacent nodes belong to a different partition class. In this case, when the members of partition Xi are colored with cooler I, adjacent nodes will receives different colors."); and
- Creating a data layout by mapping each data element to a memory
 location, the memory location mapping to a corresponding hardware
 resource. (Col.3, lines 27-29, "Finally, a selection of an optimized memory
 organization satisfying at least of the constraints depicted by said
 optimized extended conflict graph, is performed.")

Art Unit: 2192

Claim Rejections - 35 USC § 103

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 14. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wuytack(Wuytack et al. US 6421809 B1)

Claim 23: Wuytack discloses a system comprising:

- A memory having a sequence of machine-executable instructions that access a plurality of data elements in one or more memory locations; (Col.1, lines 23-26, "The operation of an essentially digital system can essentially be described as a set of data access operations or instructions on data structures or variables, being stored in said memories");
- Circuitry capable of:
 - Scheduling a sequence of machine-executable instructions;
 instructions (see for example, Col.4, lines 35-37, "Said method or system involves an iterative procedure, starting from an initial scheduling of said data access instructions.")
 - Creating a conflict graph based on the sequence of machineexecutable instructions, the conflict graph having a plurality of nodes and a number of edges, each node representing a data element accessed by at least one of the sequence of machine-executable

Art Unit: 2192

Page 8

instructions, and each edge, if any, connecting a pair of the plurality of nodes to represent a potential hardware resource conflict; (Col.3, lines 30-54, "In a second aspect of the invention said extended conflict graph is an undirected hyper-graph, comprising of nodes representing said basic groups; binary edges representing data access conflicts between the two basic groups connected by said hyper edge.", Col.10, lines 19-25, "All basic group conflicts are collected in a conflict graph where the nodes correspond to basic groups and there is an edge between two nodes whenever the corresponding basic groups are in conflict.")

- Coloring the conflict graph to generate a colored conflict graph by assigning a color to each of the plurality of nodes, each color representing a hardware resource (Col.16, lines 13-25, "Not that a c-coloring of a graph G is a partitioning of G's nodes in c partition classes ...", "Such that every two adjacent nodes belong to a different partition class. In this case, when the members of partition Xi are colored with cooler I, adjacent nodes will receives different colors.");
- Creating a data layout by mapping each data element to a memory location, the memory location mapping to a corresponding hardware resource. (Col.3, lines 27-29, "Finally, a selection of an optimized

memory organization satisfying at least of the constraints depicted by said optimized extended conflict graph, is performed.")

 Circuitry (Fig.2, "shows an architecture of a digital device. A memory part comprising of a hierarchical, layered memory organization is shown.

Further datapaths, controllers and address generators are shown")

But does not explicitly disclose the memory including L2 cache has a plurality of data banks, each of the one or more memory locations mapping to one of the plurality of data banks. However, it would have been obvious to one having ordinary skill in the art at the time the invention was made to treat L2 cache as the special case of memory bank. One would have been motivated to apply the same optimization method for memory to solve cache conflict problems for further improving system efficiency.

15. Claims 8, 9, 10-14, 20-22, 24-26 and 28-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wuytack (Wuytack et al. US 6421809 B1) in view of Aizikowitz (Aizikowitz et al., US 5,774,730)

Claims 8, 20, 24 and 28: Wuytack discloses that the method as in claims 7, 19, 27 and 23 above, but does not explicitly disclose details about how to assign color to each nodes. However, Aizikowitz discloses: for a given node of each of the plurality of nodes, assigning a color from a corresponding color set, the corresponding color set comprising at least one color from a community color set having a plurality of colors, the at least one color not being in one or more other

Art Unit: 2192

color sets, the one or more other color sets corresponding to one or more nodes adjacent to the given node. (Col.11, lines 11-65, "Each bit vector 810 represents the colors used by any neighbor as a zero and represents colors unused by neighbors as a one. Thus, the set of available colors for our hypothetical node A is all the colors in the bit vector 810 for node A that contain a one ..."). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use Aizikowitz's color assigning method to assign color for the nodes of conflict graph. One would have been motivated to use Aizikowitz's method in Wuytack's invention to assign color for each of nodes in the conflict graph and further clearly indicates the possible hardware resource conflicts.

Page 10

Claims 9, 21, 25 and 29: Wuytack and Aizikowitz disclose a method as in claims 8, 20, 24 and 27 above, Aizikowitz further discloses that the assigning a color from the corresponding color set comprises:

- Designating the given node as a first node, the first node being an uncolored node and corresponding to a first corresponding color set;
 (Col.11, lines 31-33, "Thus, the set of available colors for our hypothetical node A is all the colors in the bit vector 810 for node A that contain a one.")
- If the first corresponding color set is not empty, assigning a first color from the first corresponding color set to the first node; (Col.11, lines 49-58, "Next we test to see if there is more than one color available for node A, If

only one color is available, the color is selected for node A. If more than one color is available ... ")

If there are one or more second nodes, the one or more seconds nodes being uncolored and adjacent to the first node, and corresponding to one or more second corresponding color sets, removing the first color from each of the one or more second corresponding color sets. (Col.11, lines 59-65, "If all of A's neighbors are not colored, we determine the colors of the neighbors of A's uncolored constrained neighbors (step 732).")

It would have been obvious to one having ordinary skill in the art at the time the invention was made to use <u>Aizikowitz's</u> detail method to assign color for the nodes of conflict graph. Therefore, one would have been motivated to use <u>Aizikowitz's</u> detail steps in <u>Wuytack's</u> invention to assign color and construct corresponding color sets for second nodes and further reduce possible hardware resource conflicts.

Claim 10: Wuytack and Aizikowitz disclose a method as in claim 9 above,

Aizikowitz further discloses if the first corresponding color set is empty, selecting
one of the plurality of colors from the community color set. (Col.11, lines 31-33,
"Thus, the set of available colors for our hypothetical node A is all the colors in
the bit vector 810 for node A that contain a one."; Fig.7, steps 710 and 712
clearly point out that if "Neighbor Colors" equals to zero, "Available Colors" is "All
Colors" according to the formula.). It would have been obvious to one having
ordinary skill in the art at the time the invention was made to select color from "All

Colors" set. Therefore, one would have been motivated to select color from community color set, because in this case, the corresponding color set is empty.

Claim 11: Wuytack and Aizikowitz disclose a method as in claim 10 above,

Aizikowitz also discloses the selected color of the plurality of colors is a leastweighted conflict color. (Col.3, lines 16-20, "Each occurrence of one of these
colors is weighted according to some predetermined criteria."; "Choosing the
color with the most desirable weighted count results in a greater likehood of
coloring critical nodes."). Therefore, it would have been obvious to one having
ordinary skill in the art at the time the invention was made to select the least
weighted conflict color as the desired conflict color. One would have been
motivated to use the least-weighted conflict color to represent the hardware
resource conflict with the smallest impact on performance.

Claim 12: Wuytack and Aizikowitz disclose a method as in claim 9 above,

Aizikowitz further discloses that the first color is a color that minimizes memory

usage. (Col.14, lines 2-7, "The selection of how to compute and store the color

bit mask will be dictated by various compiler parameters, such as anticipated

compile, size of memory need for data structures, etc. The present invention

encompasses all methods for computing and/or storing color bit mask 1000"). It

would have been obvious to one having ordinary skill in the art at the time the

invention was made to select the color that can minimize memory usage.

Therefore, one would have been motivated to select the color that minimizes memory usage to save hardware memory resource and improve performance.

Claim 13: Wuytack and Aizikowitz disclose a method as in claim 12 above,

Wuytack further discloses that minimizes memory usage comprises a color

corresponding to a data size that is not divisible by a block size. (Col.3-4, "Said

pair-wise basic group conflict cost take into account the sizes of said basic

groups, the total amount of data accesses to said basic groups, the bit width and

word size of said basic groups." Col.14-15, "In an embodiment of the invention

said possible memory sharing term comprises a term being a function of the

word size of the basic group of said binary edge with the smallest word size

when said basic groups of said binary edge having non-overlapping life time and

zero otherwise)

Claims 14, 22, 26 and 30: Wuytack discloses the methods as in claims 7, 19, 23 and 27 above, but does not explicitly disclose assigning a priority to each of the plurality of nodes. However, <u>Aizikowitz</u> discloses assigning a priority to each of the plurality of nodes. (Col.3, lines 15-20, "Each occurrence of one of these colors is weighted according to some predetermined criteria, such as the importance or <u>priority</u> of the color at that particular node."). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use <u>Aizikowitz</u>'s method to assign a priority to each nodes in <u>Wuytack's</u> conflict graph. One would have been motivated to assign the priority

to those nodes in order to reduce the chance to assign the same color to an adjacent node and further reduce hardware resource conflict.

Claim 15: Wuytack and Aizikowitz disclose a method as in claim 14 above,
Wuytack also discloses that method for determining a weight for each of the one
or more edges connected to the given node. (Fig.7, Col.5, BRIEF DESCRIPTION
OF THE DRAWINGS, "There probabilities are then multiplied with the conflict
costs in order to obtain a weighted conflict cost"), but does not disclose assigning
priority and ranking. However, Aizikowitz further discloses that assigning a
priority to each of the plurality of nodes comprises, for a given node of each of
the plurality of nodes:

- Determining a weight for each nodes; (Col.9, line 47-65)
- Assigning to each node a priority corresponding to the weight; (Col.11, line 59-65)
- Ranking the plurality of nodes. (Col.11-12)

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use Wuytack's method determining the weight of the edge (conflict cost) and use Aizikowitz's method to assign priority and ranking to each nodes. One would have been motivated to combine these two methods together to weight the edges connecting to each node and then assign priority and ranking to each node in order to reduce the chance to assign the same color to an adjacent node and further reduce hardware resource conflict.

Claim 16: Wuytack and Aizikowitz disclose a method as in claim 15 above, Wuytack further discloses that determining the weight to a given one of each of the one ore more edges connected to the node comprises determining the weight based on a performance penalty associated with a hardware resource conflict represented by the given edge. (Col.17, lines 24-38,"These basic group conflict probabilities are multiplied with their respective conflict costs and summed to get the weighted conflict cost, one part of the CDO cost function.") Claim 17: Wuytack and Aizikowitz disclose a method as in claim 14 above. Aizikowitz further disclose assigning priority to each of the plurality of nodes. (Col.11, lines 59-65, "We the rank the colors according to priority. We then select the color for A that is the highest rank and that is also an available color."). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to assign priority using Aizikowitz's method. One would have been motivated to use this method in Wuytack's conflict graph to reduce the chance that a high conflict node will be assigned the same color as an adjacent node.

Claim 18: <u>Wuytack</u> and <u>Aizikowitz</u> disclose a method as in claim 17 above, <u>Wuytack</u> also discloses that the hardware resource comprises a data bank in cache memory. (ABSTRACT, "A formalized method and a design system are described for part of the design decisions, related to memory...", It is inherent that memory includes cache memory and further include data bank in the cache

memory.). And <u>Wuytack</u> further discloses that the hardware resource conflict comprises a plurality of the one or more machine-executable instructions accessing the data bank in a same execution cycle. (Col.3, lines 13-15, "Access conflicts may be described a single or intra-cycle conflicts..."; Col.8, lines 40-43, "the conflicts are accessibility conflicts: there is a conflict when two groups of scalars are accessed simultaneously")

Conclusion

- 16. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 17. Applicant's arguments with respect to claims rejection have been considered but are most in view of the new grounds of rejection.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory

period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zheng Wei whose telephone number is (571) 270-1059 and Fax number is (571) 270-02059. The examiner can normally be reached on Monday-Thursday 8:00-15:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached on (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the TC 2100 Group receptionist whose telephone number is 571- 272-1000.

Art Unit: 2192

Page 18

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

ZW

TUAN DAM SUPERVISORY PATENT EXAMINER